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2 Department of Applied Physics, University of Salamanca, Salamanca, Spain
3 Temasek Laboratories @ NTU, Nanyang Technological University, Singapore
E-mail: sergio.garcias@uah.es
Received 7 January 2021, revised 16 February 2021
Accepted for publication 3 March 2021
Published 29 March 2021
Abstract
We report on the modeling of self-heating in GaN-based devices. While a constant thermal
resistance is able to account for the self-heating effects at low power, the decrease of the thermal
conductance of semiconductors when the lattice temperature increases, makes necessary the use
of temperature dependent thermal resistance models. Moreover, in order to correctly account for
the steep increase of the thermal resistance of GaN devices at high temperature, where
commonly used models fail, we propose a non-linear model which, included in an
electro-thermal Monte Carlo simulator, is able to reproduce the strongly non-linear behavior of
the thermal resistance observed in experiments at high DC power levels. The accuracy of the
proposed non-linear thermal resistance model has been confirmed by means of the comparison
with pulsed and DC measurements made in devices specifically fabricated on doped GaN, able
to reach DC power levels above 150 W mm−1 at biases below 30 V.
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1. Introduction
When dealing with the design of high power devices, self-
heating is one of the key aspects to take into account.
Simple models using a constant thermal resistance, Rth, can
be applicable when the amount of dissipated power, Pdiss,
and the related temperature increase are not very high, so
that their relationship can be correctly assumed to be linear,
as in [1–4]. Deviations from this simple approximation were
already experimentally observed in HBTs based on GaAs due
to the temperature dependence of its thermal conductivity [5].
The use of a nonconstant Rth, usually linearly dependent on the
dissipated power [6, 7], on the lattice temperature, T latt [7, 8],
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or both [9, 10], is widespread in electrothermal device mod-
els and commercial software like ANSYS [11, 12]. However,
the use of novel technologies based on wide bandgap semi-
conductors such as GaN, SiC or even diamond, are strongly
pushing the limits of the power density that can be managed by
practical MMICs. In particular, GaN technology is becoming
increasingly important for high-power RF applications [13] as
the use of improved heterojunctions, with barrier materials like
InGaN or AlN, is assisting in the increase of sheet electron
density ns to levels above 1.5 × 1013 cm−2, while keeping a
high electron mobility [14–16]. This allows reaching higher
output currents and power densities, but consequently enhan-
cing self-heating effects, which must be adequately managed
to avoid the degradation of the devices and related reliability
problems. Therefore, theoretical models precisely accounting
for the self-heating of devices are of key importance. Improved
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thermal models accounting for the temperature dependence of
the thermal conductivity of the semiconductors using a Kirch-
hoff transformation [17–20] are able to better reproduce the
nonlinear self-heating effects appearing in devices based in
such wideband gap semiconductors, but still are not enough
to precisely describe their behaviour under ultra-high power
bias conditions. As explained in [21], the double dependency
of Rth on Pdiss and T latt makes difficult to relate its values with
the measured device temperature, mainly when Pdiss is very
high.
In this paper, we tackle this problem from two different
angles. On the one hand, we have fabricated specific high-
power resistors based on a highly doped epilayer with ns above
9.5 × 1013 cm−2, thus providing very high Pdiss, without
applying too high bias, which somewhat simplifies the char-
acterization tasks. On the other hand, we have used a self-
consistent electro-thermal Monte Carlo simulator to verify
the lack of validity of commonly used (linear and non-linear)
thermal resistance models at high-levels of Pdiss [20, 22–27].
Indeed, even if the decrease of the thermal conductivity with
the temperature is well known [17–20, 26, 27], and is usually
accounted for in commercial simulators like ANSYS [11, 12],
the non-linear thermal resistance or full-electrothermal mod-
els, have only been verified to be valid in high electron mobil-
ity transistors (HEMTs) up to Pdiss around 10–20 W mm−1.
Indeed, when Pdiss increases above those levels (or temperat-
ures above 500 K are reached), the gate is degraded. That is
why in this work we focus on resistors, which allow for a much
larger Pdiss and thus make possible the validation of the mod-
els in a wider temperature range. In order to make the compar-
ison, high-power ultra-short pulsed measurements were car-
ried out by using an specific experimental setup to suppress
almost completely the self-heating effects and verify the valid-
ity of our simulation model.
In this paper, we propose a novel non-linear thermal res-
istance model which allows reproducing the experimental I–
V curve of the resistors up to extremely high values of Pdiss
(above 150 W mm−1). However, the proposed model is gen-
eral, and flexible enough so that it can also be applied to
AlGaN/GaN heterojunctions and HEMTs based on different
substrates and material systems.
2. Device details and Monte Carlo simulations
A specific process for growing doped GaN on 4H semi insulat-
ing SiC substrate was developed and epilayers with the struc-
ture shown in the inset of figure 1 were obtained [28, 29].
The growth was started using AlN as a nucleation layer
followed by the growth of a two-step GaN buffer layer to
achieve smooth surfacemorphology and good crystalline qual-
ity. Finally, a 400 nm thick Si doped n+-GaN active layer was
grown. The Hall measurements made at different locations of
a wafer grown under those conditions show mean values of
n= 2.4× 1018 cm−3,Rs = 360Ω andµn = 200 cm−2 V−1 s−1.
At this point, it may be noted that even if the value of the
square resistance of this epilayer is similar or even higher
than that of GaN heterojunctions used for the fabrication of
Figure 1. Comparison of the experimental I–V curves of the
structure (both in DC and with 300 ns pulsed measurements) with
isothermal MC simulations (for different lattice temperatures from
300 to 700 K).
HEMTs [14, 16], the corresponding ns is much higher, about
9.6× 1013 cm−2 (almost ten times higher than the values typ-
ically found in HEMTs). This is due to a much lower value of
the electron mobility in the bulk compared to that in the two-
dimensional electron gas, limited by the high doping level of
our active layer. However, the saturation velocity is similar,
so that the current level expected in our structure is almost ten
times larger than that observed in HEMTs.
The details of the MCmodel used for the simulations of the
diodes are given in [22–24]. In order to reproduce the mobil-
ity of the epilayers, a value 0.7 × 1010 cm−2 was used for
the dislocation density in the MC simulations, very near to the
experimental one, of about 0.65× 1010 cm−2. It was estimated
with high-resolution x-ray diffraction using the value of the
FWHM of rocking curve scans along GaN (102). Ohmic con-
tacts were fabricated to define resistors with different lengths
and widths. TLM calibration structures provided values of
the ohmic contact resistance RC between 0.3 and 0.4 Ω mm.
The effect of the power dissipated at the contact resistances
is added to our intrinsic MC simulations by evaluating (every
certain number of iterations, Nupd) the extrinsic voltage as
V= VMC + 2RCIMC, with VMC being the intrinsic applied bias
and IMC the average current during that time interval. The DC
extrinsic dissipated power is then calculated as Pdiss = IMCV
and the device temperature, Tlatt, is updated according to the
thermal model of choice (and consequently the electron scat-
tering probabilities) and used in the simulations during the fol-
lowing iterations until it is updated again. In fact, at every time
moment the device is simulated at a uniform lattice temperat-
ure. For the electro-thermal simulations presented in this work,
Tlatt is updated every Nupd = 6000 iterations of 0.2 fs each.
3. Thermal resistance models
In the following we will consider different relationships
between Tlatt and Pdiss, based on the consideration of a thermal
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resistance, Rth [22, 23], in what will be called thermal resist-
ance models (TRMs).
3.1. Constant Rth (TRM-1)
The first approach is based on the use of a temperature-
independent thermal resistance, Rth,amb, so that Tlatt is updated
according to the simple formula:
Tlatt = Tamb +PdissRth,amb, (1)
meaning that the temperature increase in the device, ∆T,
provided by the Joule conversion of the electrical power into
heat, is directly proportional to such power Pdiss.
3.2. Thermal-conductivity-related Rth (TRM-2)
When the dissipated power is very high, a constant thermal
resistance is not generally able to replicate the saturation nor
the negative differential resistance of the I–V experimental
curve. In order to account for the steeper increase of the device
temperature at high levels of Pdiss, in this second model the
value ofRth is not constant but follows the temperature depend-
ence of the thermal conductivity. It is well know that thermal
conductivity of semiconductors depends on the temperature
according to, k(T)∼ AT−α [20, 25], where A and α are char-
acteristic parameters of each material [25]. As the thermal
resistance is inversely proportional to the thermal conductiv-
ity, Paasschens et al [20] proposed a temperature dependent
thermal resistance, Rth2 (Tlatt), which will be used within this
TRM-2:






where Rth,amb, the thermal resistance at Tamb, and αeff, its
effective temperature-dependence exponent, are the paramet-
ers of the model. αeff is usually taken as an adjustable para-
meter, since the device structure comprises different materials
with different k(T) dependencies. This is a strong assumption,
which, as we will show later, hinders the validity of the model
for large values of Pdiss.
To calculate the increase of the real temperature ∆T in
the device, the Kirchhoff variable transformation is used









The lattice temperature in the device is therefore updated
in the MC simulation according to the value of Pdiss in the
corresponding time interval. Due to the non-linearity of [3],
the increase in the device temperature∆T= Tlatt −Tamb is not
proportional to Pdiss, and the temperature-dependent effect-
ive thermal resistance could be calculated as Reffth2 =∆T/Pdiss,
which is different from the value of Rth2 given by [2]. For low
Pdiss, Reffth2 → Rth,amb. This model is also able to account for the
commonly used approximation of a linear dependence of the
thermal resistance with Pdiss. Indeed, for low values of Pdiss,
equation (3) predicts a substantially linear variation of Reffth2
with both Tlatt and Pdiss [21] (leading to a second order depend-
ence of Tlatt vs. Pdiss).
3.3. Ad-hoc temperature-dependent Rth (TRM-3)
Since the TRM-2 is not able to correctly describe the steep
increase in temperature at high levels of dissipated power,
we propose an ad-hoc variant of the TRM-1 aiming to repro-
duce the experimental heating effects. Accordingly, we sug-
gest introducing an extra term in [1] in order to account for
the enhanced self-heating at high power levels as follows:








where β (which has to be larger or equal to 1) and ∆T0,
together with Rth,amb, are the parameters of the model (all
depending, as the thermal resistance does, on the geometry of
the devices and surrounding areas). The choice of this depend-
ence, instead of other exponential or polynomial equations,
was made in order to maintain the relationship between the
model parameters and the physics of the self-heating effects,
thus using an expression not much different to equation (3)
from TRM-2. This allows to relate the value of the exponent
β, as for TRM-2, to the temperature coefficient of the thermal
conductivity of the different materials of the epilayer struc-
ture. The higher the temperature coefficients of the thermal
conductivities of the semiconductors,α (and the possible pres-
ence of a thermal boundary resistance, TBR), the higher β. On
the other hand, a linear dependence of Rth vs. Pdiss (as in [6, 7],
and in commercial simulators like ANSYS software [11, 12])
is obtained just by setting β to 1.
∆T0 represents the value of ∆T from which a constant
thermal resistance (linear dependence of ∆T vs. Pdiss) is no
longer able to describe the self-heating effects and the βth-
power term starts being relevant. If ∆T0 is set to a very large
value, the linear behaviour of TRM-1 is recovered.
Again, the temperature-dependent effective thermal resist-
ance could be calculated as Reffth3 =∆T/Pdiss, and, for low Pdiss,
Reffth3 → Rth,amb.
The determination of the three parameters of the model
(∆T0, β and Rth,amb) is done as usual for the thermal mod-
els, by fitting the estimation of Tlatt with equation (4). First,
the linear low power region is used to determine the value of
Rth,amb. Then,∆T0 is approximately obtained by observing the
point when the Tlatt vs. Pdiss curve diverges from the linear
dependence. Finally, β > 1 is chosen so that the high-power
non-linear behavior is correctly reproduced (it is a measure
of the non-linearity of the ∆T vs. Pdiss dependence for values
above∆T0) and a fine-tuning of the parameters is made.
4. Results and discussion
In order to have a first picture of the influence of self-heating
in the device characteristics, figure 1 shows the comparison
between the experimental pulsed measurements of the I–V
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curve of the device represented in the inset, with a length of
6 µm and a width of 25 µm, and the isothermal simulations in
the 300–700 K range. The I–V curves were initially measured
in DC. Later on, the pulsed I–V characterization was conduc-
ted using an Accent DiVA D265 system, with an initial pulse
width of 1 µs (and a duty cycle below 0.1%), but the I–V curve
was the same as in DC. The pulse width was then decreased
to 300 ns, the minimum width allowed by our experimental
setup. In this case, we observe that the current increases due
to the suppressed self-heating, but, as it will be explained later,
there is still some slight temperature increase at high voltages.
The simulated curve for T = 300 K shows a very good
agreement with the measurements up to 10 V, but above this
bias heating effects start to be noticeable in the device. It is
remarkable that, due to the very high electron concentration,
the current level of the structure is above 7000 A m−1, with
an absolute current reaching almost 0.18 A, thus dissipating
a massive DC power of about 4.5 W (or 180 W mm−1) for
25 V applied. Consequently, even for the 300 ns pulsed meas-
urement, self-heating slightly above 400 K is observed for the
highest applied biases, indicating an extremely fast temperat-
ure increase.
Concerning the DC measurements, self-heating decreases
the current significantly, so that the measured current for high
voltages corresponds to the values obtained from simulations
at much higher temperatures (thus allowing us to obtain an
estimation of the temperature of operation of the resistor).
For example, the current value at around 19 V is well repro-
duced by the MC simulations at 400 K, while those at 23.4
and 27.0 V, correspond to the simulations at 500 K and 600 K,
respectively (and expected to reach 700 K at about 30 V),
thus evidencing a steeper increase of the temperature at higher
levels of Pdiss.
The previous analysis shows that isothermal simulations
are not capable of reproducing the experimental I–V curves,
so that heating effects must be self-consistently incorporated
in the simulations. Figure 2 shows the I–V curves obtained
from the electro-thermal simulations when the TRM-1 with
different constant values for the thermal resistance, Rth,amb,
is considered. The background colours represent the lattice
temperature at each bias point for Rth,amb = 0.5 K mm W−1
according to [1]. The values used for Rth,amb are in the range
0.3–2.0 K mm W−1, much below those typically found in
AlGaN/GaN epilayers on Si substrate (14 K mmW−1 in [23],
around 20 K mmW−1 in [32] and 25 K mmW−1 in [33]), but
also slightly lower than our previous theoretical estimations
(9 K mmW−1 in [24]) and experimental values (4 K mmW−1
in [34] and 15 K mm W−1 in [35]) for the thermal resistance
of heterostructures grown on SiC. This is probably due to an
improved value of the TBR [24], and the thinner buffer of our
epilayer structure (1 µm as compared to 1.5 µm in [24] and
2 µm in [35]).
As seen in figure 2, the current density is not significantly
affected by self-heating at low bias, up to 10 V, even if the DC
power is already significant (more than 30Wmm−1, or 0.75W
total power), due to the low values of the thermal resistance.
Above that applied voltage, the higher the value of Rth,amb the
stronger is the current saturation due to the enhanced thermal
Figure 2. I–V curves obtained with the TRM-1 for different values
of the thermal resistance, Rth,amb = 0.3, 0.5, 0.6, 1.0 and
2.0 K mmW−1, together with the isothermal simulation at 300 K,
compared with the measurements. The background colors represent
the lattice temperature at each bias point for
Rth,amb = 0.5 K mmW
−1.
effects. This simple model using a constant thermal resistance
(TRM-1) is able to correctly reproduce the experimental meas-
urements made with 300 ns pulses by using Rth,amb around
0.5–0.6 K mm W−1. This is so because the thermal effects
are limited in that kind of measurements, and the device tem-
perature does not go much above 400 K (as seen in the color
map of figure 2). On the other hand, the experimental DC cur-
rent is only well reproduced up to around 16 V. At higher bias,
the saturation of the current is not well accounted for in these
simulations, even when using higher values for Rth,amb, mean-
ing that the self-heating at high power levels is underestimated
by the TRM-1. At increasing T latt the thermal conductance of
the semiconductors (and therefore the thermal resistance of the
devices) decreases, and a temperature dependent model, such
as TRM-2 or TRM-3 must be used.
Figure 3 shows the I–V curves obtained with the TRM-2
using Rth,amb = 0.24 and 0.6 K mmW−1 and αeff in the range
1.5–5. By usingRth,amb = 0.6KmmW−1 andαeff around 4, the
DC I–V curve is much better reproduced than with the TRM-
1. However, not only the value of Rth,amb must be artificially
increased, but the values used for αeff need to be much above
those used in the literature [36–40], which are in the range 1.3–
2.0. This originates that in the∼10–20 V span the current level
is slightly lower than the experimental one, and the current
decrease above 25 V is not well captured by the TRM-2, even
for the highest values of αeff.
For a better understanding of the way the thermal models
work, figure 4(a) shows Tlatt vs. Pdiss for TRM-1 and TRM-
2, obtained by means of [1] and [3], respectively. In addi-
tion, we have included an estimation of the real temperat-
ure of operation of our structures vs. Pdiss, obtained by com-
paring the experimental current (under both DC and pulsed
operation) with that obtained from the isothermal simulations.
Figure 4(a) shows that the experimental Tlatt at low values of
Pdiss is well reproduced using both TRM-1 and TRM-2 with
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Figure 3. I–V curves obtained with the TRM-2 for Rth,amb = 0.24
and 0.6 K mmW−1, and αeff from 1.5 to 5.0, compared with the DC
measurements.
Figure 4. Lattice temperature vs. dissipated power obtained with
(a) TRM-1 and TRM-2 with the parameters used in figures 2 and 3
and (b) TRM-1 and TRM-3 using Rth,amb = 0.24 K mmW
−1,
compared with the temperatures estimated from the experimental
DC (solid) and pulsed (dashed) measurements.
Rth,amb = 0.24 K mm W−1. The more pronounced slope at
high levels of Pdiss can only be approached by using TRM-
2 and much increasing αeff. However, its value cannot be
too high because when the factor PdissRth,amb increases, the
quantity (1+PdissRth,amb (1−αeff)/Tamb) takes negative val-
ues and TRM-2 cannot be used anymore, since Tlatt can-
not be computed by means of [3]. Therefore, in order to
come close to the experimental results, Rth,amb has to be
increased to 0.6 K mm W−1, but in this case the temperature
increase is overestimated in the range of moderate Pdiss (∼50–
100Wmm−1), while it is underestimated for the highest biases
(even when using unrealistically high values of αeff).
We have to remark here that the TRM-2 is linked to the tem-
perature dependence of the thermal conductivity of the vari-
ous semiconductors present in the layer structure of the res-
istor. However, each one of them may have strongly different
Figure 5. I–V curves obtained with the TRM-3 using
Rth,amb = 0.24 K mmW
−1 for different values of β and∆T0. The
DC and pulsed experimental measurements are also plotted. The
background colors represent the lattice temperature for each
extrinsic bias point for the TRM-3 with β = 3.4,∆T0 = 20 K.
dependencies, therefore, TRM-2 needs to make use an effect-
ive parameter αeff, which does not seem to correctly repro-
duce the global thermal behaviour of the device. Conversely,
in our structure the thermal conductivities of GaN and SiC
have similar dependencies with Tlatt (α = 1.4 for GaN and
1.3 for SiC [36]). Therefore, the problems may be related to
the presence of the TBR of the GaN/SiC transition, mainly
determined by the low thermal conductivity within the AlN
nucleation layer and the GaN interfacial region. The temper-
ature dependence of TBR on Tlatt is completely different from
those of the thermal conductivities of the semiconductors and
depends a lot on the growing technology [41]. Indeed, in [36]
the TBR of the GaN/SiC interface was estimated to have a tem-
perature coefficient of α = 2.76, much different from those of
GaN and SiC. Due to these different dependencies, the contri-
bution of the TBR to the self-heating of the device seems to
become more important as Tlatt increases.
Finally, to overcome the drawbacks of the TRM-2 and try to
adequately reproduce the temperature increase in our samples,
we have implemented the ad-hoc TRM-3. It is noteworthy here
that due to the strong dependence of Tlatt vs. Pdiss at high levels
ofPdiss, the intrinsic time-domain stochastic nature ofMC sim-
ulations leads to spurious current oscillations. In order to solve
this issue, instead of instantaneously updating the value of Tlatt,
we have introduced a softening parameter in these simulations
that slows down the cooling of the device and is able to dampen
this numerical instability. Figure 4(b) shows how the Tlatt vs.
Pdiss dependence is affected by the parameters of the model, β
and∆T0 (with Rth,amb = 0.24 K mmW−1): the higher is β the
sharper is the increase of Tlatt, and takes place at lower levels
of Pdiss the smaller is ∆T0. By setting the values of the para-
meters to β = 3.4,∆T0 = 20 K and Rth,amb = 0.24 KmmW−1,
the TRM-3 well reproduces the Tlatt vs. Pdiss curve, and hence
the experimental I–V curve, as shown in figure 5. Remarkably,
the saturation of the current and even its slight decrease is well
captured by TRM-3. Moreover, the results of the pulsed meas-
urements can also be well reproduced by this model by setting
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β = 1.1 and ∆T0 = 40 K (providing approximately almost
constant values for Reffth ). However, this case is not much signi-
ficant, because when pulses of 300 ns are applied we measure
an instantaneous picture of a transient situation, in which Tlatt
is not constant with time.
We have to remark that this is a general and flexible model
for self-heating effects that can be applied to any kind of device
or material system. In our previous work [24] we have demon-
strated, by comparing the MC results using a simple thermal
resistance model with those obtained with the detailed resolu-
tion of the heat flux equation (and providing the real temperat-
ure distribution inside the device), that the non-uniformity of
the temperature in AlGaN/GaN HEMTs is not much import-
ant for simulating the correct electrical characteristics of the
transistor. The temperature difference between the drain side
of the gate (where the hot-point is located) and the rest of the
channel is not very high, so that a thermal resistance model
able to reproduce the average temperature of the channel is
enough to provide correct electrical results. Therefore, the
model developed in this paper can be of direct application also
to high power HEMTs. Moreover, since the specific temper-
ature coefficients of the thermal conductivity of the different
materials (or even packaging) can be globally accounted for
in the model by an appropriate fitting of the parameters, the
proposed TRM-3 can also be applied to devices fabricated on
other wide bandgap material systems like SiC or diamond.
5. Conclusions
We have fabricated resistors based on highly doped GaN
epilayers allowing us to achieve extremely high DC power
levels (above 150 W mm−1) at relative low applied voltages
(below 30 V), thus being strongly affected by self-heating
effects. The devices have been characterized by means of a
setup for fast-pulsed high-power electrical measurements. We
have used them together with self-consistent Monte Carlo
electro-thermal simulations to precisely calibrate the operation
temperature of the GaN devices, analyze the (not completely
satisfactory) results afforded by existing models and use an
ad-hoc non-linear thermal resistance model able to correctly
reproduce the thermal effects observed in the experiments even
at very high levels of dissipated power.
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